1991 | ||
---|---|---|
3 | EE | Genhong Ruan, Jiri Vlach, James A. Barby, Ajoy Opal: Analog functional simulator for multilevel systems. IEEE Trans. on CAD of Integrated Circuits and Systems 10(5): 565-576 (1991) |
1990 | ||
2 | EE | Genhong Ruan, Jiri Vlach, James A. Barby: Logic simulation with current-limited switches. IEEE Trans. on CAD of Integrated Circuits and Systems 9(2): 133-141 (1990) |
1988 | ||
1 | EE | Genhong Ruan, Jiri Vlach, James A. Barby: Current-limited switch-level timing simulator for MOS logic networks. IEEE Trans. on CAD of Integrated Circuits and Systems 7(6): 659-667 (1988) |
1 | James A. Barby | [1] [2] [3] |
2 | Ajoy Opal | [3] |
3 | Jiri Vlach | [1] [2] [3] |