![]() |
| 2005 | ||
|---|---|---|
| 2 | EE | Jason Cong, Tony Ma, Ivo Bolsens, Phil Moorby, Jan M. Rabaey, John Sanguinetti, Kazutoshi Wakabayashi, Yoshi Watanabe: Are we ready for system-level synthesis? ASP-DAC 2005 |
| 2004 | ||
| 1 | EE | Phil Moorby: Design for Verification with SystemVerilog. VLSI Design 2004: 378- |
| 1 | Ivo Bolsens | [2] |
| 2 | Jason Cong | [2] |
| 3 | Tony Ma | [2] |
| 4 | Jan M. Rabaey | [2] |
| 5 | John Sanguinetti | [2] |
| 6 | Kazutoshi Wakabayashi | [2] |
| 7 | Yoshi Watanabe | [2] |