dblp.uni-trier.dewww.uni-trier.de

Siddika Berna Örs

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
12EEElke De Mulder, Siddika Berna Örs, Bart Preneel, Ingrid Verbauwhede: Differential power and electromagnetic attacks on a FPGA implementation of elliptic curve cryptosystems. Computers & Electrical Engineering 33(5-6): 367-382 (2007)
2004
11EENele Mentens, Siddika Berna Örs, Bart Preneel: An FPGA implementation of an elliptic curve processor GF(2m). ACM Great Lakes Symposium on VLSI 2004: 454-457
10EEFrançois-Xavier Standaert, Siddika Berna Örs, Bart Preneel: Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? CHES 2004: 30-44
9EELejla Batina, Geeke Bruin-Muurling, Siddika Berna Örs: Flexible Hardware Design for RSA and Elliptic Curve Cryptosystems. CT-RSA 2004: 250-263
8EEFrançois-Xavier Standaert, Siddika Berna Örs, Jean-Jacques Quisquater, Bart Preneel: Power Analysis Attacks Against FPGA Implementations of the DES. FPL 2004: 84-94
7EESiddika Berna Örs, Frank K. Gürkaynak, Elisabeth Oswald, Bart Preneel: Power-Analysis Attack on an ASIC AES implementation. ITCC (2) 2004: 546-552
6 Nele Mentens, Siddika Berna Örs, Bart Preneel, Joos Vandewalle: An FPGA Implementation of a Montgomery Multiplier Over GF(2^m). Computers and Artificial Intelligence 23(5): (2004)
2003
5EESiddika Berna Örs, Lejla Batina, Bart Preneel, Joos Vandewalle: Hardware Implementation of an Elliptic Curve Processor over GF(p). ASAP 2003: 433-443
4EESiddika Berna Örs, Elisabeth Oswald, Bart Preneel: Power-Analysis Attacks on an FPGA - First Experimental Results. CHES 2003: 35-50
3EESiddika Berna Örs, Lejla Batina, Bart Preneel, Joos Vandewalle: Hardware Implementation of a Montgomery Modular Multiplier in a Systolic Array. IPDPS 2003: 184
2EELejla Batina, Siddika Berna Örs, Bart Preneel, Joos Vandewalle: Hardware architectures for public key cryptography. Integration 34(1-2): 1-64 (2003)
1999
1EESiddika Berna Örs, Ahmet Dervisoglu: Modeling Bit Multiplication Blocks for DSP Applications Using VHDL. EUROMICRO 1999: 1402-1405

Coauthor Index

1Lejla Batina [2] [3] [5] [9]
2Geeke Bruin-Muurling [9]
3Ahmet Dervisoglu [1]
4Frank K. Gürkaynak [7]
5Nele Mentens [6] [11]
6Elke De Mulder [12]
7Elisabeth Oswald [4] [7]
8Bart Preneel [2] [3] [4] [5] [6] [7] [8] [10] [11] [12]
9Jean-Jacques Quisquater [8]
10François-Xavier Standaert [8] [10]
11Joos Vandewalle [2] [3] [5] [6]
12Ingrid Verbauwhede [12]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)