| 2007 |
|---|
| 6 | EE | Wancheng Zhang,
Katsuhiko Nishiguchi,
Yukinori Ono,
Akira Fujiwara,
Hiroshi Yamaguchi,
Hiroshi Inokawa,
Yasuo Takahashi,
Nan-Jian Wu:
Transfer and Detection of Single Electrons Using Metal-Oxide-Semiconductor Field-Effect Transistors.
IEICE Transactions 90-C(5): 943-948 (2007) |
| 2006 |
|---|
| 5 | EE | Katsuhiko Degawa,
Takafumi Aoki,
Tatsuo Higuchi,
Hiroshi Inokawa,
Katsuhiko Nishiguchi,
Yasuo Takahashi:
A High-Density Ternary Content-Addressable Memory Using Single-Electron Transistors.
ISMVL 2006: 19 |
| 2005 |
|---|
| 4 | EE | Katsuhiko Degawa,
Takafumi Aoki,
Hiroshi Inokawa,
Tatsuo Higuchi,
Yasuo Takahashi:
A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors.
ISMVL 2005: 32-38 |
| 2004 |
|---|
| 3 | EE | Katsuhiko Degawa,
Takafumi Aoki,
Tatsuo Higuchi,
Hiroshi Inokawa,
Yasuo Takahashi:
A Single-Electron-Transistor Logic Gate Family and Its Application - Part I: Basic Components for Binary, Multiple-Valued and Mixed-Mode Logic.
ISMVL 2004: 262-268 |
| 2 | EE | Hiroshi Inokawa,
Yasuo Takahashi,
Katsuhiko Degawa,
Takafumi Aoki,
Tatsuo Higuchi:
A Single-Electron-Transistor Logic Gate Family and Its Application - Part II: Design and Simulation of a 7-3 Parallel Counter with Linear Summation and Multiple-Valued Latch Functions.
ISMVL 2004: 269-274 |
| 2003 |
|---|
| 1 | EE | Hiroshi Inokawa,
Yasuo Takahashi:
Experimental and Simulation Studies of Single-Electron-Transistor-Based Multiple-Valued Logic.
ISMVL 2003: 259-266 |
