dblp.uni-trier.dewww.uni-trier.de

Pierfrancesco Foglia

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo
Home Page

2007
16EEAfrin Naz, Krishna M. Kavi, Jung-Hwan Oh, Pierfrancesco Foglia: Reconfigurable split data caches: a novel scheme for embedded systems. SAC 2007: 707-712
15EEPierfrancesco Foglia, F. Giuntoli, Cosimo Antonio Prete, Michele Zanda: Assisting e-government users with animated talking faces. Interactions 14(1): 24-26 (2007)
2006
14EESandro Bartolini, Pierfrancesco Foglia, Cosimo Antonio Prete: Embedded processors and systems: Architectural issues and solutions for emerging applications. J. Embedded Computing 2(1): 1-3 (2006)
2005
13EEPierfrancesco Foglia, Daniele Mangano, Cosimo Antonio Prete: A NUCA Model for Embedded Systems Cache Design. ESTImedia 2005: 41-46
12 Cosimo Antonio Prete, Pierfrancesco Foglia, Michele Zanda: An Innovative Tool to Easily Get Usable Web Sites. WEBIST 2005: 373-376
11EEPierfrancesco Foglia, Daniele Mangano, Cosimo Antonio Prete: A cache design for high performance embedded systems. J. Embedded Computing 1(4): 587-597 (2005)
10EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Reducing coherence overhead and boosting performance of high-end SMP multiprocessors running a DSS workload. J. Parallel Distrib. Comput. 65(3): 289-306 (2005)
9EESandro Bartolini, Pierfrancesco Foglia, Cosimo Antonio Prete: Guests editor's introduction. SIGARCH Computer Architecture News 33(3): 1-2 (2005)
2004
8EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Speeding-up multiprocessors running DBMS workloads through coherence protocols. IJHPCN 1(1/2/3): 17-32 (2004)
2003
7EEAlessio Bechini, Pierfrancesco Foglia, Cosimo Antonio Prete: Fine-grain design space exploration for a cartographic SoC multiprocessor. SIGARCH Computer Architecture News 31(1): 85-92 (2003)
2002
6EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Boosting the Performance of Three-Tier Web Servers Deploying SMP Architecture. NETWORKING Workshops 2002: 134-146
5EEAlessio Bechini, Pierfrancesco Foglia, Cosimo Antonio Prete: Use of a CORBA/RMI gateway: characterization of communication overhead. Workshop on Software and Performance 2002: 150-156
2001
4EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Evaluating Optimizing for Multiprocessors E-Commerce Server Running TPC-W Workload. HICSS 2001
2000
3EEPierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Performance Analysis of Electronic Commerce Multiprocessor Server. HICSS 2000
1999
2 Pierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete: Process Migration Effects on Memory Performance of Multiprocessor. HiPC 1999: 133-142
1998
1EEGiuseppe Anastasi, Pierfrancesco Foglia, Luciano Lenzini: MPEG video traffic on a MetaRing network: complexity reduction of a 'worst-case' model for bandwidth allocation analysis. Computer Communications 21(2): 111-125 (1998)

Coauthor Index

1Giuseppe Anastasi [1]
2Sandro Bartolini [9] [14]
3Alessio Bechini [5] [7]
4Roberto Giorgi [2] [3] [4] [6] [8] [10]
5F. Giuntoli [15]
6Krishna M. Kavi [16]
7Luciano Lenzini [1]
8Daniele Mangano [11] [13]
9Afrin Naz [16]
10Jung-Hwan Oh [16]
11Cosimo Antonio Prete [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15]
12Michele Zanda [12] [15]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)