dblp.uni-trier.dewww.uni-trier.de

Richard J. Eickemeyer

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2005
11EEBalaram Sinharoy, Ronald N. Kalla, Joel M. Tendler, Richard J. Eickemeyer, Jody B. Joyner: POWER5 system microarchitecture. IBM Journal of Research and Development 49(4-5): 505-522 (2005)
10EEHarry M. Mathis, Alex E. Mericas, John D. McCalpin, Richard J. Eickemeyer, Steven R. Kunkel: Characterization of simultaneous multithreading (SMT) efficiency in POWER5. IBM Journal of Research and Development 49(4-5): 555-564 (2005)
2000
9EESteven R. Kunkel, Richard J. Eickemeyer, Mikko H. Lipasti, Timothy J. Mullins, Brian O'Krafka, Harold Rosenberg, Steven P. Vanderwiel, Philip L. Vitale, Larry D. Whitley: A performance methodology for commercial servers. IBM Journal of Research and Development 44(6): 851-872 (2000)
8EEJohn M. Borkenhagen, Richard J. Eickemeyer, Ronald N. Kalla, Steven R. Kunkel: A multithreaded PowerPC processor for commercial servers. IBM Journal of Research and Development 44(6): 885-898 (2000)
1997
7 Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Beng-Hong Lim, Mark S. Squillante, Ching-Farn Eric Wu: Evaluation of Multithreaded Processors and Thread-Switch Policies. ISHPC 1997: 75-90
1996
6EERichard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Mark S. Squillante, Shiafun Liu: Evaluation of Multithreaded Uniprocessors for Commercial Application Environments. ISCA 1996: 203-212
1994
5 Stamatis Vassiliadis, Bart Blaner, Richard J. Eickemeyer: SCISM: A scalable compound instruction set machine. IBM Journal of Research and Development 38(1): 59-78 (1994)
1993
4 Richard J. Eickemeyer, Stamatis Vassiliadis: A load-instruction unit for pipelined processors. IBM Journal of Research and Development 37(4): 547-564 (1993)
1992
3EENadeem Malik, Richard J. Eickemeyer, Stamatis Vassiliadis: Interlock collapsing ALU for increased instruction-level parallelism. MICRO 1992: 149-157
1988
2 Richard J. Eickemeyer, Janak H. Patel: Performance Evaluation of On-Chip Register and Cache Organizations. ISCA 1988: 64-72
1987
1 Richard J. Eickemeyer, Janak H. Patel: Performance Evaluation of Multiple Register Sets. ISCA 1987: 264-271

Coauthor Index

1Bart Blaner [5]
2John M. Borkenhagen [8]
3Ross E. Johnson [6] [7]
4Jody B. Joyner [11]
5Ronald N. Kalla [8] [11]
6Steven R. Kunkel [6] [7] [8] [9] [10]
7Beng-Hong Lim [7]
8Mikko H. Lipasti [9]
9Shiafun Liu [6]
10Nadeem Malik [3]
11Harry M. Mathis [10]
12John D. McCalpin [10]
13Alex E. Mericas [10]
14Timothy J. Mullins [9]
15Brian O'Krafka [9]
16Janak H. Patel [1] [2]
17Harold Rosenberg [9]
18Balaram Sinharoy [11]
19Mark S. Squillante [6] [7]
20Joel M. Tendler [11]
21Steven P. Vanderwiel [9]
22Stamatis Vassiliadis [3] [4] [5]
23Philip L. Vitale [9]
24Larry D. Whitley [9]
25Ching-Farn Eric Wu [7]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)