![]() |
| 1994 | ||
|---|---|---|
| 2 | Paolo Camurati, Fulvio Corno, Paolo Prinetto, Catherine Bayol, Bernard Soulas: System-Level Modeling and Verification: a Comprehensive Design Methodology. EDAC-ETC-EUROASIC 1994: 636-640 | |
| 1 | EE | Catherine Bayol, Bernard Soulas, Dominique Borrione, Fulvio Corno, Paolo Prinetto: A process algebra interpretation of a verification oriented overlanguage of VHDL. EURO-DAC 1994: 506-511 |
| 1 | Dominique Borrione | [1] |
| 2 | Paolo Camurati | [2] |
| 3 | Fulvio Corno | [1] [2] |
| 4 | Paolo Prinetto | [1] [2] |
| 5 | Bernard Soulas | [1] [2] |