![]() | ![]() |
2007 | ||
---|---|---|
4 | EE | Shobha Vasudevan, Vinod Viswanath, Robert W. Sumners, Jacob A. Abraham: Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. IEEE Trans. Computers 56(10): 1401-1414 (2007) |
2000 | ||
3 | EE | Robert W. Sumners, Jayanta Bhadra, Jacob A. Abraham: Automatic Validation Test Generation Using Extracted Control Models. VLSI Design 2000: 312- |
1999 | ||
2 | EE | Robert W. Sumners, Jayanta Bhadra, Jacob A. Abraham: Improving Witness Search Using Orders on States. ICCD 1999: 452-457 |
1997 | ||
1 | EE | Robert W. Sumners, Jacob A. Abraham: Hierarchical Specification of System Behavior. HASE 1997: 134-140 |
1 | Jacob A. Abraham | [1] [2] [3] [4] |
2 | Jayanta Bhadra | [2] [3] |
3 | Shobha Vasudevan | [4] |
4 | Vinod Viswanath | [4] |