2008 | ||
---|---|---|
2 | EE | Huifei Rao, Jie Chen, V. H. Zhao, Woon Tiong Ang, I-Chyn Wey, An-Yeu Wu: An efficient methodology to evaluate nanoscale circuit fault-tolerance performance based on belief propagation. ISCAS 2008: 608-611 |
2007 | ||
1 | EE | Huifei Rao, Jie Chen, Changhong Yu, Woon Tiong Ang, I-Chyn Wey, An-Yeu Wu, Hong Zhao: Ensemble Dependent Matrix Methodology for Probabilistic-Based Fault-tolerant Nanoscale Circuit Design. ISCAS 2007: 1803-1806 |
1 | Woon Tiong Ang | [1] [2] |
2 | Jie Chen | [1] [2] |
3 | I-Chyn Wey | [1] [2] |
4 | An-Yeu Wu | [1] [2] |
5 | Changhong Yu | [1] |
6 | Hong Zhao | [1] |
7 | V. H. Zhao | [2] |