dblp.uni-trier.dewww.uni-trier.de

Girish N. Patel

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
8EEGirish N. Patel, Michael S. Reid, David E. Schimmel, Stephen P. DeWeerth: An asynchronous architecture for modeling intersegmental neural communication. IEEE Trans. VLSI Syst. 14(2): 97-110 (2006)
2003
7EEVladimir E. Bondarenko, Gennady S. Cymbalyuk, Girish N. Patel, Stephen P. DeWeerth, Ronald L. Calabrese: A bifurcation of a synchronous oscillations into a torus in a system of two mutually inhibitory aVLSI neurons: experimental observation. Neurocomputing 52-54: 691-698 (2003)
2000
6 Gennady S. Cymbalyuk, Girish N. Patel, Ronald L. Calabrese, Stephen P. DeWeerth, Avis H. Cohen: Modeling Alternation to Synchrony with Inhibitory Coupling: A Neuromorphic VLSI Approach. Neural Computation 12(10): 2259-2278 (2000)
1999
5EEGirish N. Patel, Edgar A. Brown, Stephen P. DeWeerth: A Neuromorphic VLSI System for Modeling the Neural Control of Axial Locomotion. NIPS 1999: 724-730
4EEGirish N. Patel, Gennady S. Cymbalyuk, Ronald L. Calabrese, Stephen P. DeWeerth: Bifurcation Analysis of a Silicon Neuron. NIPS 1999: 731-737
1997
3EEStephen P. DeWeerth, Girish N. Patel, Mario F. Simoni, David E. Schimmel, Ronald L. Calabrese: A VLSI Architecture for Modeling Intersegmental Coordination. ARVLSI 1997: 182-200
2 Girish N. Patel, Jeremy H. Holleman, Stephen P. DeWeerth: Analog VLSI Model of Intersegmental Coordination with Nearest-Neighbor Coupling. NIPS 1997
1995
1 Girish N. Patel, Stephen P. DeWeerth: An Analog VLSI Loser-Take-All Circuit. ISCAS 1995: 850-853

Coauthor Index

1Vladimir E. Bondarenko [7]
2Edgar A. Brown [5]
3Ronald L. Calabrese [3] [4] [6] [7]
4Avis H. Cohen [6]
5Gennady S. Cymbalyuk [4] [6] [7]
6Stephen P. DeWeerth [1] [2] [3] [4] [5] [6] [7] [8]
7Jeremy H. Holleman [2]
8Michael S. Reid [8]
9David E. Schimmel [3] [8]
10Mario F. Simoni [3]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)