2009 | ||
---|---|---|
1 | EE | Kimiyoshi Usami, Toshiaki Shirai, Tasunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, Hiroshi Nakamura: Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression. VLSI Design 2009: 381-386 |
1 | Hideharu Amano | [1] |
2 | Tasunori Hashida | [1] |
3 | Masashi Imai | [1] |
4 | Masaaki Kondo | [1] |
5 | Hiroshi Nakamura | [1] |
6 | Mitsutaka Nakata | [1] |
7 | Mitaro Namiki | [1] |
8 | Naomi Seki | [1] |
9 | Toshiaki Shirai | [1] |
10 | Seidai Takeda | [1] |
11 | Kimiyoshi Usami | [1] |