dblp.uni-trier.dewww.uni-trier.de

Thomas Ludwig

List of publications from the DBLP Bibliography Server - FAQ

other persons with the same name:


Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2004
4 Amaury Nève, Helmut Schettler, Thomas Ludwig, Denis Flandre: Power-delay product minimization in high-performance 64-bit carry-select adders. IEEE Trans. VLSI Syst. 12(3): 235-244 (2004)
2002
3EEAmaury Nève, Denis Flandre, Helmut Schettler, Thomas Ludwig, Gerhard Hellner: Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS. ISLPED 2002: 108-111
1998
2EEJürgen Koehl, Ulrich Baur, Thomas Ludwig, Bernhard Kick, Thomas Pflueger: A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset. DATE 1998: 312-320
1997
1EEBernhard Kick, Ulrich Baur, Jürgen Koehl, Thomas Ludwig, Thomas Pflueger: Standard-cell-based design methodology for high-performance support chips. IBM Journal of Research and Development 41(4&5): 505-514 (1997)

Coauthor Index

1Ulrich Baur [1] [2]
2Denis Flandre [3] [4]
3Gerhard Hellner [3]
4Bernhard Kick [1] [2]
5Jürgen Koehl [1] [2]
6Amaury Nève [3] [4]
7Thomas Pflueger [1] [2]
8Helmut Schettler [3] [4]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)