dblp.uni-trier.dewww.uni-trier.de

Chang-Tzu Lin

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
5EEChang-Tzu Lin, Tai-Wei Kung, De-Sheng Chen, Yi-Wen Wang, Ching-Hwa Cheng: Noise-Aware Floorplanning for Fast Power Supply Network Design. ISCAS 2007: 2028-2031
2006
4EEChang-Tzu Lin, De-Sheng Chen, Yi-Wen Wang: Modern Floorplanning with Boundary and Fixed-outline Constraints via Genetic Clustering Algorithm. Journal of Circuits, Systems, and Computers 15(1): 107-128 (2006)
2005
3EEChang-Tzu Lin, De-Sheng Chen, Yi-Wen Wang, Hsin-Hsien Ho: Modem floorplanning with abutment and fixed-outline constraints. ISCAS (6) 2005: 6214-6217
2004
2EEChang-Tzu Lin, De-Sheng Chen, Yi-Wen Wang: Robust fixed-outline floorplanning through evolutionary search. ASP-DAC 2004: 42-44
2002
1EEChang-Tzu Lin, De-Sheng Chen, Yi-Wen Wang: GPE: A New Representation for VLSI Floorplan Problem. ICCD 2002: 42-44

Coauthor Index

1De-Sheng Chen [1] [2] [3] [4] [5]
2Ching-Hwa Cheng [5]
3Hsin-Hsien Ho [3]
4Tai-Wei Kung [5]
5Yi-Wen Wang [1] [2] [3] [4] [5]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)