dblp.uni-trier.dewww.uni-trier.de

S. Y. Kung

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
17EET. W. Hsieh, Jin-Shiuh Taur, Chin-Wang Tao, S. Y. Kung: A kernel-based core growing clustering method. Int. J. Intell. Syst. 24(4): 441-458 (2009)
2008
16EEYen-Kuang Chen, S. Y. Kung: Trend and Challenge on System-on-a-Chip Designs. Signal Processing Systems 53(1-2): 217-229 (2008)
2003
15EESilvia Manolache Cirstea, S. Y. Kung, Malcolm McCormick, Amar Aggoun: 3D-Object Space Reconstruction from Planar Recorded Data of 3D-Integral Images. VLSI Signal Processing 35(1): 5-18 (2003)
1998
14EEMary Jane Irwin, S. Y. Kung, Earl E. Swartzlander Jr.: Editorial Message. VLSI Signal Processing 18(1): 7-8 (1998)
13EEYen-Kuang Chen, S. Y. Kung: A Systolic Design Methodology with Application to Full-Search Block-Matching Architectures. VLSI Signal Processing 19(1): 51-77 (1998)
12EEYen-Kuang Chen, S. Y. Kung: Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation. VLSI Signal Processing 20(1-2): 181-204 (1998)
1997
11EEYen-Kuang Chen, S. Y. Kung: An Operation Placement and Scheduling Scheme for Cache and Communication Localities in Fine-Grain Parallel Architectures. ISPAN 1997: 390-396
10EEKonstantinos I. Diamantaras, S. Y. Kung: A Linear Systolic Array for Real-Time Morphological Image Processing. VLSI Signal Processing 17(1): 43-55 (1997)
9EEYun-Ting Lin, Yen-Kuang Chen, S. Y. Kung: A Principal Component Clustering Approach to Object-Oriented Motion Segmentation and Estimation. VLSI Signal Processing 17(2-3): 163-187 (1997)
1996
8EEKonstantinos I. Diamantaras, W. H. Chou, S. Y. Kung: Dynamic programming implementation on array processor architectures. VLSI Signal Processing 13(1): 27-35 (1996)
1995
7EES. Y. Kung, M. Fang, S. P. Liou, M. Y. Chiu, Jin-Shiuh Taur: Decision-based neural network for face recognition system. ICIP 1995: 430-433
6EEGiuseppe Caire, Javier Ventura-Traveset, J. Murphy, S. Y. Kung: Parallel and pipelined VLSI implementation of a staged decoder for BCM signals. VLSI Signal Processing 11(3): 195-211 (1995)
1994
5 S. Y. Kung, Jin-Shiuh Taur, M. Y. Chiu: An SVD Approach to Multi-Camera-Multi-Target 3-D Motion-Shape Analysis. ICIP (1) 1994: 573-577
1991
4EES. Y. Kung: Editorial. VLSI Signal Processing 3(3): 147 (1991)
1989
3 S. Y. Kung, J. N. Hwang: A Unified Systolic Architecture for Artificial Neural Networks. J. Parallel Distrib. Comput. 6(2): 358-387 (1989)
2EEJosé A. B. Fortes, S. Y. Kung: Introduction. VLSI Signal Processing 1(2): 93-94 (1989)
1EEJ. N. Hwang, S. Y. Kung: Parallel algorithms/architectures for neural networks. VLSI Signal Processing 1(3): 6 (1989)

Coauthor Index

1Amar Aggoun [15]
2Giuseppe Caire [6]
3Yen-Kuang Chen [9] [11] [12] [13] [16]
4M. Y. Chiu [5] [7]
5W. H. Chou [8]
6Silvia Manolache Cirstea [15]
7Konstantinos I. Diamantaras [8] [10]
8M. Fang [7]
9José A. B. Fortes [2]
10T. W. Hsieh [17]
11J. N. Hwang [1] [3]
12Mary Jane Irwin [14]
13Yun-Ting Lin [9]
14S. P. Liou [7]
15Malcolm McCormick [15]
16J. Murphy [6]
17Earl E. Swartzlander Jr. [14]
18Chin-Wang Tao [17]
19Jin-Shiuh Taur [5] [7] [17]
20Javier Ventura-Traveset [6]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)