dblp.uni-trier.dewww.uni-trier.de

Hiromitsu Imori

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1994
3 Hiroshi Nakamura, Kisaburo Nakazawa, Hang Li, Hiromitsu Imori, Taisuke Boku, Ikuo Nakata, Yoshiyuki Yamashita: Evaluation of Pseudo Vector Processor Based on Slide-Windowed Registers. HICSS (1) 1994: 368-377
1993
2EEHiroshi Nakamura, Taisuke Boku, Hideo Wada, Hiromitsu Imori, Ikuo Nakata, Yasuhiro Inagami, Kisaburo Nakazawa, Yoshiyuki Yamashita: A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers. International Conference on Supercomputing 1993: 298-307
1992
1 Kisaburo Nakazawa, Hiroshi Nakamura, Hiromitsu Imori, Shun Kawabe: Pseudo Vector Processor Based on Register-Windowed Superscalar Pipeline. SC 1992: 642-651

Coauthor Index

1Taisuke Boku [2] [3]
2Yasuhiro Inagami [2]
3Shun Kawabe [1]
4Hang Li [3]
5Hiroshi Nakamura [1] [2] [3]
6Ikuo Nakata [2] [3]
7Kisaburo Nakazawa [1] [2] [3]
8Hideo Wada [2]
9Yoshiyuki Yamashita [2] [3]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)