dblp.uni-trier.dewww.uni-trier.de

Houman Homayoun

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
8EEHouman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum: Multiple sleep mode leakage control for cache peripheral circuits in embedded processors. CASES 2008: 197-206
7EEHouman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum: Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency. DAC 2008: 68-71
6EEHouman Homayoun, Alexander V. Veidenbaum, Jean-Luc Gaudiot: Adaptive techniques for leakage power management in L2 cache peripheral circuits. ICCD 2008: 563-569
5EEHouman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum: ZZ-HVS: Zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits. ICCD 2008: 699-706
4EEHouman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum: Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors. LCTES 2008: 71-78
2007
3EEHouman Homayoun, Alexander V. Veidenbaum: Reducing leakage power in peripheral circuits of L2 caches. ICCD 2007: 230-237
2006
2EEHouman Homayoun, Ted H. Szymanski: Reducing the Instruction Queue Leakage Power in Superscalar Processors. CCECE 2006: 1685-1689
1EEHouman Homayoun, Amirali Baniasadi: Reducing Execution Unit Leakage Power in Embedded Processors. SAMOS 2006: 299-308

Coauthor Index

1Amirali Baniasadi [1]
2Jean-Luc Gaudiot [6]
3Mohammad A. Makhzan [4] [5] [7] [8]
4Sudeep Pasricha [4] [7]
5Ted H. Szymanski [2]
6Alexander V. Veidenbaum [3] [4] [5] [6] [7] [8]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)