![]() | ![]() |
2004 | ||
---|---|---|
2 | EE | Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Syed Mostahed Ali Chowdhury, Ahsan Raja Chowdhury: Synthesis of Full-Adder Circuit Using Reversible Logic. VLSI Design 2004: 757-760 |
2003 | ||
1 | EE | Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhury, Syed Mostahed Ali Chowdhury: Reversible Logic Synthesis for Minimization of Full-Adder Circuit. DSD 2003: 50-54 |
1 | Hafiz Md. Hasan Babu | [1] [2] |
2 | Ahsan Raja Chowdhury | [1] [2] |
3 | Md. Rafiqul Islam | [1] [2] |