1991 | ||
---|---|---|
2 | EE | Jean Paul Caisso, Eduard Cerny, Nicholas C. Rumin: A recursive technique for computing delays in series-parallel MOS transistor circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 10(5): 589-595 (1991) |
1988 | ||
1 | Jean Paul Caisso, Bernard Courtois: Fault Simulation and Test Pattern Generation at the Multiple-Valued Switch Level. ITC 1988: 94-101 |
1 | Eduard Cerny | [2] |
2 | Bernard Courtois | [1] |
3 | Nicholas C. Rumin | [2] |