2009 | ||
---|---|---|
2 | EE | Ender Yilmaz, Günhan Dündar: Analog Layout Generator for CMOS Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 28(1): 32-45 (2009) |
2008 | ||
1 | EE | Ender Yilmaz, Sule Ozev: Dynamic test scheduling for analog circuits for improved test quality. ICCD 2008: 227-233 |
1 | Günhan Dündar | [2] |
2 | Sule Ozev | [1] |