![]() |
| 2003 | ||
|---|---|---|
| 1 | EE | Jih-Jeen Chen, Chia-Kai Yang, Kuen-Jong Lee: Test pattern generation and clock disabling for simultaneous test time and power reduction. IEEE Trans. on CAD of Integrated Circuits and Systems 22(3): 363-370 (2003) |
| 1 | Jih-Jeen Chen | [1] |
| 2 | Kuen-Jong Lee | [1] |