![]() |
| 1994 | ||
|---|---|---|
| 3 | Ben Chen, Michihiro Yamazaki, Masahiro Fujita: Bug Identification of a Real Chip Design by Symbolic Model Checking. EDAC-ETC-EUROASIC 1994: 132-136 | |
| 2 | H. Sato, Michihiro Yamazaki, Masahiro Fujita: YEPHCAD and FLORA: Logic Synthesis for Control and Datapath. ICCD 1994: 527-530 | |
| 1992 | ||
| 1 | Shuichi Ueno, Michihiro Yamazaki: Graph Spanners and Connectivity. ISAAC 1992: 126-134 | |
| 1 | Ben Chen | [3] |
| 2 | Masahiro Fujita | [2] [3] |
| 3 | H. Sato | [2] |
| 4 | Shuichi Ueno | [1] |