2005 | ||
---|---|---|
1 | EE | V. Kheterpal, V. Rovner, T. G. Hersan, D. Motiani, Y. Takegawa, Andrzej J. Strojwas, Lawrence T. Pileggi: Design methodology for IC manufacturability based on regular logic-bricks. DAC 2005: 353-358 |
1 | T. G. Hersan | [1] |
2 | V. Kheterpal | [1] |
3 | D. Motiani | [1] |
4 | Lawrence T. Pileggi (Larry T. Pileggi, Lawrence T. Pillage) | [1] |
5 | V. Rovner | [1] |
6 | Andrzej J. Strojwas | [1] |