dblp.uni-trier.dewww.uni-trier.de

Jonas Skeppstedt

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2000
9 Jonas Skeppstedt, Michel Dubois: Compiler Controlled Prefetching for Multiprocessors Using Low-Overhead Traps and Prefetch Engines. J. Parallel Distrib. Comput. 60(5): 585-615 (2000)
1999
8 Jonas Skeppstedt, Fredrik Dahlgren, Per Stenström: Evaluation of Compiler-Controlled Updating to Reduce Coherence-Miss Penalties in Shared-Memory Multiprocessors. J. Parallel Distrib. Comput. 56(2): 122-143 (1999)
1997
7 Per Stenström, Jonas Skeppstedt: A Performance Tuning Approach for Shared-Memory Multiprocessors. Euro-Par 1997: 72-83
6EEJonas Skeppstedt, Michel Dubois: Hybrid compiler/hardware prefetching for multiprocessors using low-overhead cache miss traps. ICPP 1997: 298-305
5EEJonas Skeppstedt: Overcoming Limitations of Prefetching in Multiprocessors by Compiler-Initiated Coherence Actions. IEEE PACT 1997: 272-
1996
4EEJonas Skeppstedt, Per Stenström: Using Dataflow Analysis Techniques to Reduce Ownership Overhead in Cache Coherence Protocols. ACM Trans. Program. Lang. Syst. 18(6): 659-682 (1996)
1995
3 Michel Dubois, Jonas Skeppstedt, Per Stenström: Essential Misses and Data Traffic in Coherence Protocols. J. Parallel Distrib. Comput. 29(2): 108-125 (1995)
1994
2 Jonas Skeppstedt, Per Stenström: Simple Compiler Algorithms to Reduce Ownership Operhead in Cache Coherence Protocols. ASPLOS 1994: 286-296
1993
1 Michel Dubois, Jonas Skeppstedt, Livio Ricciulli, Krishnan Ramamurthy, Per Stenström: The Detection and Elimination of Useless Misses in Multiprocessors. ISCA 1993: 88-97

Coauthor Index

1Fredrik Dahlgren [8]
2Michel Dubois [1] [3] [6] [9]
3Krishnan Ramamurthy [1]
4Livio Ricciulli [1]
5Per Stenström [1] [2] [3] [4] [7] [8]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)