dblp.uni-trier.dewww.uni-trier.de

Srilata Raman

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1997
8EEMohankumar Guruswamy, Robert L. Maziasz, Daniel Dulitz, Srilata Raman, Venkat Chiluvuri, Andrea Fernandez, Larry G. Jones: CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries. DAC 1997: 327-332
7 Srilata Raman, Lalit M. Patnaik: Optimization Via Evolutionary Processes. Advances in Computers 45: 155-196 (1997)
1996
6EESrilata Raman, Lalit M. Patnaik: Performance-driven MCM partitioning through an adaptive genetic algorithm. IEEE Trans. VLSI Syst. 4(4): 434-444 (1996)
1994
5EESrilata Raman, C. L. Liu, Larry G. Jones: A delay driven FPGA placement algorithm. EURO-DAC 1994: 277-282
4EERajib Mall, Srilata Raman, Lalit M. Patnaik: A Parallel Simulated Annealing-Based Channel Router. International Journal of High Speed Computing 6(1): 101-114 (1994)
1990
3EESrilata Raman, Lalit M. Patnaik: An Annealing-Based Circuit Partitioner for Hypercube Architecture: Design and Performance Evaluation. International Journal of High Speed Computing 2(1): 69-84 (1990)
2EESrilata Raman, Lalit M. Patnaik, Rajib Mall: Parallel Implementation of Circuit Simulation. International Journal of High Speed Computing 2(4): 351-373 (1990)
1989
1EESrilata Raman, Lalit M. Patnaik: Hirecs: Hypercube Implementation of Relaxation-Based Circuit Simulation. International Journal of High Speed Computing 1(3): 399-432 (1989)

Coauthor Index

1Venkat Chiluvuri [8]
2Daniel Dulitz [8]
3Andrea Fernandez [8]
4Mohankumar Guruswamy [8]
5Larry G. Jones [5] [8]
6C. L. Liu (Chung Laung (Dave) Liu) [5]
7Rajib Mall [2] [4]
8Robert L. Maziasz [8]
9Lalit M. Patnaik [1] [2] [3] [4] [6] [7]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)