dblp.uni-trier.dewww.uni-trier.de

T. K. Priya

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2006
4EET. K. Priya, K. Sridharan: A parallel algorithm, architecture and FPGA realization for high speed determination of the complete visibility graph for convex objects. Microprocessors and Microsystems 30(1): 1-14 (2006)
3EET. K. Priya, P. Rajesh Kumar, K. Sridharan: A hardware-efficient scheme and FPGA realization for computation of single pair shortest path for a mobile automaton. Microprocessors and Microsystems 30(7): 413-424 (2006)
2004
2EET. K. Priya, K. Sridharan: An Efficient Algorithm to Construct Reduced Visibility Graph and Its FPGA Implementation. VLSI Design 2004: 1057-1062
1EEK. Sridharan, T. K. Priya: A parallel algorithm for constructing reduced visibility graph and its FPGA implementation. Journal of Systems Architecture 50(10): 635-644 (2004)

Coauthor Index

1P. Rajesh Kumar [3]
2K. Sridharan [1] [2] [3] [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)