dblp.uni-trier.dewww.uni-trier.de

Yung-Chia Lin

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
11EEChia-Han Lu, Yung-Chia Lin, Yi-Ping You, Jenq Kuen Lee: LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register files. Concurrency and Computation: Practice and Experience 21(1): 101-114 (2009)
2008
10EEMing-Chao Tsai, Yung-Chia Lin, Ting-Chi Wang: An MILP-based wire spreading algorithm for PSM-aware layout modification. ASP-DAC 2008: 364-369
9EEKun-Yuan Hsieh, Yung-Chia Lin, Chien-Ching Huang, Jenq Kuen Lee: Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch. Signal Processing Systems 51(3): 257-268 (2008)
8EEYung-Chia Lin, Chia-Han Lu, Chung-Ju Wu, Chung-Lin Tang, Yi-Ping You, Ya-Chiao Moo, Jenq Kuen Lee: Effective Code Generation for Distributed and Ping-Pong Register Files: A Case Study on PAC VLIW DSP Cores. Signal Processing Systems 51(3): 269-288 (2008)
2007
7EEYung-Chia Lin, Yi-Ping You, Jenq Kuen Lee: PALF: compiler supports for irregular register files in clustered VLIW DSP processors. Concurrency and Computation: Practice and Experience 19(18): 2391-2406 (2007)
6EEYung-Chia Lin, Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee, Wei Kuan Shih, TingTing Hwang: Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains. The Journal of Supercomputing 42(2): 201-223 (2007)
2006
5EEChi Wu, Kun-Yuan Hsieh, Yung-Chia Lin, Chung-Ju Wu, Wen-Li Shih, Shih-Chang Chen, Chung-Kai Chen, Chien-Ching Huang, Yi-Ping You, Jenq Kuen Lee: Integrating Compiler and System Toolkit Flow for Embedded VLIW DSP Processors. RTCSA 2006: 215-222
2005
4EEYung-Chia Lin, Chung-Wen Huang, Jenq Kuen Lee: System-level design space exploration for security processor prototyping in analytical approaches. ASP-DAC 2005: 376-380
3EEYung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Yu Hung, Yi-Ping You, Ya-Chiao Moo, Sheng-Yuan Chen, Jenq Kuen Lee: Compiler Supports and Optimizations for PAC VLIW DSP Processors. LCPC 2005: 466-474
2004
2EEYung-Chia Lin, Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee, Wei Kuan Shih, TingTing Hwang: Power-Aware Scheduling for Parallel Security Processors with Analytical Models. LCPC 2004: 470-484
2002
1EEYung-Chia Lin, Yuan-Shin Hwang, Jenq Kuen Lee: Compiler Optimizations with DSP-Specific Semantic Descriptions. LCPC 2002: 75-89

Coauthor Index

1Chung-Kai Chen [5]
2Sheng-Yuan Chen [3]
3Shih-Chang Chen [5]
4Kun-Yuan Hsieh [5] [9]
5Chien-Ching Huang [5] [9]
6Chung-Wen Huang [2] [4] [6]
7Ming-Yu Hung [3]
8TingTing Hwang [2] [6]
9Yuan-Shin Hwang [1]
10Jenq Kuen Lee [1] [2] [3] [4] [5] [6] [7] [8] [9] [11]
11Chia-Han Lu [8] [11]
12Ya-Chiao Moo [3] [8]
13Wei Kuan Shih [2] [6]
14Wen-Li Shih [5]
15Chung-Lin Tang [3] [8]
16Ming-Chao Tsai [10]
17Ting-Chi Wang [10]
18Chi Wu [5]
19Chung-Ju Wu [3] [5] [8]
20Yi-Ping You [2] [3] [5] [6] [7] [8] [11]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)