dblp.uni-trier.dewww.uni-trier.de

Casper Lageweg

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2005
5EECor Meenderinck, Sorin Cotofana, Casper Lageweg: High Radix Addition Via Conditional Charge Transport in Single Electron Tunneling Technology. ASAP 2005: 294-302
4EESorin Dan Cotofana, Casper Lageweg, Stamatis Vassiliadis: Addition Related Arithmetic Operations via Controlled Transport of Charge. IEEE Trans. Computers 54(3): 243-256 (2005)
2004
3EECasper Lageweg, Sorin Cotofana, Stamatis Vassiliadis: Binary Multiplication based on Single Electron Tunneling. ASAP 2004: 152-166
2003
2EESorin Cotofana, Casper Lageweg, Stamatis Vassiliadis: On Computing Addition Related Arithmetic Operations via Controlled Transport of Charge. IEEE Symposium on Computer Arithmetic 2003: 245-252
1 Casper Lageweg, Sorin Cotofana, Stamatis Vassiliadis: Evaluation Methodology for Single Electron Encoded Threshold Logic Gates. VLSI-SOC 2003: 258-262

Coauthor Index

1Sorin Cotofana (Sorin Dan Cotofana) [1] [2] [3] [4] [5]
2Cor Meenderinck [5]
3Stamatis Vassiliadis [1] [2] [3] [4]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)