![]() |
| 2006 | ||
|---|---|---|
| 3 | EE | Himanshu Thapliyal, Saurabh Kotiyal, M. B. Srinivas: Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format. VLSI Design 2006: 387-392 |
| 2 | EE | Himanshu Thapliyal, Saurabh Kotiyal, M. B. Srinivas: Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format CoRR abs/cs/0603088: (2006) |
| 2005 | ||
| 1 | Saurabh Kotiyal, Himanshu Thapliyal, M. B. Srinivas, Hamid R. Arabnia: VLSI Implementation of O(n*n) Sorting Algorithms And Their Hardware Comparison. CSC 2005: 74-77 | |
| 1 | Hamid R. Arabnia | [1] |
| 2 | M. B. Srinivas | [1] [2] [3] |
| 3 | Himanshu Thapliyal | [1] [2] [3] |