dblp.uni-trier.dewww.uni-trier.de

Vinod Kathail

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
12EEVinod Kathail, Tom Miller: Architecture Exploration for Low Power Design. VLSI Design 2008: 10-11
2007
11EEVinod Kathail, Shail Aditya, Craig Gleason, Nagesh Chatekar: Tutorial T8A: Automated Application Engine Synthesis from C Algorithms. VLSI Design 2007: 12
2002
10EEVinod Kathail, Shail Aditya, Robert Schreiber, B. Ramakrishna Rau, Darren C. Cronquist, Mukund Sivaraman: PICO: Automatically Designing Custom Computers. IEEE Computer 35(9): 39-47 (2002)
9EERobert Schreiber, Shail Aditya, Scott A. Mahlke, Vinod Kathail, B. Ramakrishna Rau, Darren C. Cronquist, Mukund Sivaraman: PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators. VLSI Signal Processing 31(2): 127-142 (2002)
2000
8EERobert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott A. Mahlke, Santosh G. Abraham, Greg Snider: High-Level Synthesis of Nonprogrammable Hardware Accelerators. ASAP 2000: 113-
1999
7EEShail Aditya, B. Ramakrishna Rau, Vinod Kathail: Automatic Architectural Synthesis of VLIW and EPIC Processors. ISSS 1999: 107-113
6 Hansoo Kim, Vinod Kathail, Kanchi Gopinath, Bhagirath Narahari: Fine Grained Register Allocation for EPIC Processors With Predication. PDPTA 1999: 2760-2766
1998
5 Santosh G. Abraham, Vinod Kathail, Brian L. Deitrich: Meld Scheduling: A Technique for Relaxing Scheduling Constraints. International Journal of Parallel Programming 26(4): 349-381 (1998)
1996
4EESantosh G. Abraham, Vinod Kathail, Brian L. Deitrich: Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries. MICRO 1996: 308-321
1995
3EEMichael S. Schlansker, Vinod Kathail: Critical path reduction for scalar programs. MICRO 1995: 57-69
1994
2EEMichael S. Schlansker, Vinod Kathail, Sadun Anik: Height reduction of control recurrences for ILP processors. MICRO 1994: 40-51
1993
1 Michael S. Schlansker, Vinod Kathail: Acceleration of First and Higher Order Recurrences on Processors with Instruction Level Parallelism. LCPC 1993: 406-429

Coauthor Index

1Santosh G. Abraham [4] [5] [8]
2Shail Aditya [7] [8] [9] [10] [11]
3Sadun Anik [2]
4Nagesh Chatekar [11]
5Darren C. Cronquist [9] [10]
6Brian L. Deitrich [4] [5]
7Craig Gleason [11]
8Kanchi Gopinath [6]
9Hansoo Kim [6]
10Scott A. Mahlke [8] [9]
11Tom Miller [12]
12Bhagirath Narahari [6]
13B. Ramakrishna Rau [7] [8] [9] [10]
14Michael S. Schlansker [1] [2] [3]
15Robert Schreiber [8] [9] [10]
16Mukund Sivaraman [9] [10]
17Greg Snider [8]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)