![]() | ![]() |
2002 | ||
---|---|---|
1 | EE | Prasun Raha, Scott Randall, Richard Jennings, Bob Helmick, Ajith Amerasekera, Baher Haroun: A Robust Digital Delay Line Architecture in a 0.13µm CMOS Technology Node for Reduced Design and Process Sensitivities. ISQED 2002: 148- |
1 | Ajith Amerasekera | [1] |
2 | Baher Haroun | [1] |
3 | Bob Helmick | [1] |
4 | Prasun Raha | [1] |
5 | Scott Randall | [1] |