dblp.uni-trier.dewww.uni-trier.de

Jean-Louis Houle

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2005
7EEHakim Khali, Yvon Savaria, Jean-Louis Houle: A system level implementation strategy and partitioning heuristic for LUT-based applications. Computers & Electrical Engineering 31(7): 485-502 (2005)
1995
6 Claude Thibeault, Yvon Savaria, Jean-Louis Houle: Equivalence Proofs of Some Yield Modeling Methods for Defect-Tolerant Integrated Circuits. IEEE Trans. Computers 44(5): 724-728 (1995)
1994
5 Chokri Achour, Jacob Davidson, Jean-Louis Houle: FPGA Implementation of Wavelet Transforms. Applied Informatics 1994: 241-244
4 Claude Thibeault, Yvon Savaria, Jean-Louis Houle: A Fast Method to Evaluate the Optimum Number of Spares in Defect-Tolerant Integrated Circuits. IEEE Trans. Computers 43(6): 687-698 (1994)
1993
3 Hakim Khali, Jean-Louis Houle, Yvon Savaria: A High Speed Parallel Structure for the Basic Wavelet Transform Algorithm. ISCAS 1993: 1971-1974
1992
2EEClaude Thibeault, Yvon Savaria, Jean-Louis Houle: Test quality of hierarchical defect-tolerant integrated circuits. J. Electronic Testing 3(1): 93-102 (1992)
1 Daniel Audet, Yvon Savaria, Jean-Louis Houle: Performance improvements to VLSI parallel systems, using dynamic concatenation of processing resources. Parallel Computing 18(2): 149-167 (1992)

Coauthor Index

1Chokri Achour [5]
2Daniel Audet [1]
3Jacob Davidson [5]
4Hakim Khali [3] [7]
5Yvon Savaria [1] [2] [3] [4] [6] [7]
6Claude Thibeault [2] [4] [6]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)