dblp.uni-trier.dewww.uni-trier.de

Savvas G. Chamberlain

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1995
6 S. M. GadelRab, James A. Barby, Savvas G. Chamberlain: An Architecture for Integrated Reliability Simulators Using Analog Hardware Description Languages. ISCAS 1995: 897-900
1992
5EEJohn R. F. McMacken, Savvas G. Chamberlain: A numerical model for two-dimensional transient simulation of amorphous silicon thin-film transistors. IEEE Trans. on CAD of Integrated Circuits and Systems 11(5): 629-637 (1992)
1991
4EEMichael J. Van der Tol, Savvas G. Chamberlain: Buried-channel MOSFET model for SPICE. IEEE Trans. on CAD of Integrated Circuits and Systems 10(8): 1015-1035 (1991)
1989
3EEJohn R. F. McMacken, Savvas G. Chamberlain: CHORD: a modular semiconductor device simulation development tool incorporating external network models. IEEE Trans. on CAD of Integrated Circuits and Systems 8(8): 826-836 (1989)
1984
2EEConstantine N. Anagnostopoulos, Savvas G. Chamberlain: Foreword. IEEE Trans. on CAD of Integrated Circuits and Systems 3(1): 1-2 (1984)
1980
1 Robert J. Inkol, Savvas G. Chamberlain: Design and Realization of a Two-Level 64K Byte CCD Memory System for Microcomputer Applications. IEEE Trans. Computers 29(2): 195-199 (1980)

Coauthor Index

1Constantine N. Anagnostopoulos [2]
2James A. Barby [6]
3S. M. GadelRab [6]
4Robert J. Inkol [1]
5John R. F. McMacken [3] [5]
6Michael J. Van der Tol [4]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)