dblp.uni-trier.dewww.uni-trier.de

Uday Bondhugula

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2009
11EEMuthu Manikandan Baskaran, Nagavijayalakshmi Vydyanathan, Uday Bondhugula, J. Ramanujam, Atanas Rountev, P. Sadayappan: Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors. PPOPP 2009: 219-228
2008
10EEUday Bondhugula, Muthu Manikandan Baskaran, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model. CC 2008: 132-146
9EEMuthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: A compiler framework for optimization of affine loop nests for gpgpus. ICS 2008: 225-234
8EEUday Bondhugula, Muthu Manikandan Baskaran, Albert Hartono, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: Towards effective automatic parallelization for multicore systems. IPDPS 2008: 1-5
7EEUday Bondhugula, Albert Hartono, J. Ramanujam, P. Sadayappan: A practical automatic polyhedral parallelizer and locality optimizer. PLDI 2008: 101-113
6EEMuthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan: Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories. PPOPP 2008: 1-10
2007
5EESriram Krishnamoorthy, Muthu Manikandan Baskaran, Uday Bondhugula, J. Ramanujam, Atanas Rountev, P. Sadayappan: Effective automatic parallelization of stencil computations. PLDI 2007: 235-244
4EEUday Bondhugula, J. Ramanujam, P. Sadayappan: Automatic mapping of nested loops to FPGAS. PPOPP 2007: 101-111
2006
3EEUday Bondhugula, Ananth Devulapalli, James Dinan, Joseph Fernando, Pete Wyckoff, Eric Stahlberg, P. Sadayappan: Hardware/Software Integration for FPGA-based All-Pairs Shortest-Paths. FCCM 2006: 152-164
2EEUday Bondhugula, Ananth Devulapalli, Joseph Fernando, Pete Wyckoff, P. Sadayappan: Parallel FPGA-based all-pairs shortest-paths in a directed graph. IPDPS 2006
2005
1EESayantan Sur, Uday Bondhugula, Amith R. Mamidala, Hyun-Wook Jin, Dhabaleswar K. Panda: High Performance RDMA Based All-to-All Broadcast for InfiniBand Clusters. HiPC 2005: 148-157

Coauthor Index

1Muthu Manikandan Baskaran [5] [6] [8] [9] [10] [11]
2Ananth Devulapalli [2] [3]
3James Dinan [3]
4Joseph Fernando [2] [3]
5Albert Hartono [7] [8]
6Hyun-Wook Jin [1]
7Sriram Krishnamoorthy [5] [6] [8] [9] [10]
8Amith R. Mamidala [1]
9Dhabaleswar K. Panda [1]
10J. Ramanujam [4] [5] [6] [7] [8] [9] [10] [11]
11Atanas Rountev [5] [6] [8] [9] [10] [11]
12P. Sadayappan [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
13Eric Stahlberg [3]
14Sayantan Sur [1]
15Nagavijayalakshmi Vydyanathan [11]
16Pete Wyckoff [2] [3]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)