2006 | ||
---|---|---|
2 | EE | Jun-Hong Weng, Meng-Ting Tsai, Jung-Mao Lin, Ching-Yuan Yang: A 1.8-Gb/s burst-mode clock and data recovery circuit with a 1/4-rate clock technique. ISCAS 2006 |
1 | EE | Jun-Hong Weng, Chong-Jng Yu, Ching-Yuan Yang, Peng-Chang Yang: A low-noise microsensor amplifier with automatic gain control system. ISCAS 2006 |
1 | Jung-Mao Lin | [2] |
2 | Meng-Ting Tsai | [2] |
3 | Ching-Yuan Yang | [1] [2] |
4 | Peng-Chang Yang | [1] |
5 | Chong-Jng Yu | [1] |