2001 | ||
---|---|---|
2 | EE | Elie Torbey, John P. Knight: Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms. IEEE Trans. VLSI Syst. 9(5): 599-607 (2001) |
1992 | ||
1 | Baher Haroun, Elie Torbey: Synthesis of Multiple Bus/Functional Unit Architectures Implementing Neural Networks. ICCD 1992: 174-178 |
1 | Baher Haroun | [1] |
2 | John P. Knight | [2] |