dblp.uni-trier.dewww.uni-trier.de

Howard Sachs

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
5EEJohn Kubiatowicz, Howard Sachs: Guest Editors' Introduction: Hot Chips 18. IEEE Micro 27(2): 7-9 (2007)
2003
4 Howard Sachs: A New High Performance Embedded "Hard Core" Vector DSP Architecture for Multimedia Applications. ESTImedia 2003: 2-4
1999
3 Mark Birnbaum, Howard Sachs: How VSIA Answers the SOC Dilemma. IEEE Computer 32(6): 42-50 (1999)
1995
2EESiamak Arya, Howard Sachs, Sreeram Duvvuru: An architecture for high instruction level parallelism. HICSS (1) 1995: 153-162
1989
1 Walter Hollingsworth, Howard Sachs, Alan Jay Smith: The Clipper Processor: Instruction Set Architecture and Implementation. Commun. ACM 32(2): 200-219 (1989)

Coauthor Index

1Siamak Arya [2]
2Mark Birnbaum [3]
3Sreeram Duvvuru [2]
4Walter Hollingsworth [1]
5John Kubiatowicz [5]
6Alan Jay Smith [1]

Colors in the list of coauthors

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)