![]() |
| 2005 | ||
|---|---|---|
| 3 | EE | Abhik Roychoudhury, Tulika Mitra, Hemendra Singh Negi: Analyzing Loop Paths for Execution Time Estimation. ICDCIT 2005: 458-469 |
| 2004 | ||
| 2 | EE | Xianfeng Li, Hemendra Singh Negi, Tulika Mitra, Abhik Roychoudhury: Design space exploration of caches using compressed traces. ICS 2004: 116-125 |
| 2003 | ||
| 1 | EE | Hemendra Singh Negi, Tulika Mitra, Abhik Roychoudhury: Accurate estimation of cache-related preemption delay. CODES+ISSS 2003: 201-206 |
| 1 | Xianfeng Li | [2] |
| 2 | Tulika Mitra | [1] [2] [3] |
| 3 | Abhik Roychoudhury | [1] [2] [3] |