![]() | ![]() |
2005 | ||
---|---|---|
3 | EE | Tun Li, Yang Guo, Sikun Li, GongJie Liu: Predicate Abstraction of RTL Verilog Descriptions Using Constraint Logic Programming. ATVA 2005: 174-186 |
2 | EE | Tun Li, Yang Guo, GongJie Liu, Sikun Li: Functional Vectors Generation for RT-Level Verilog Descriptions Based on Path Enumeration and Constraint Logic Programming. DSD 2005: 17-25 |
1 | EE | Tun Li, Dan Zhu, Yang Guo, GongJie Liu, Sikun Li: MA2TG: A Functional Test Program Generator for Microprocessor Verification. DSD 2005: 176-183 |
1 | Yang Guo | [1] [2] [3] |
2 | Sikun Li | [1] [2] [3] |
3 | Tun Li | [1] [2] [3] |
4 | Dan Zhu | [1] |