![]() |
| 1997 | ||
|---|---|---|
| 2 | EE | Noriya Kobayashi, Sharad Malik: Delay abstraction in combinational logic circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 16(10): 1205-1212 (1997) |
| 1995 | ||
| 1 | EE | Noriya Kobayashi, Sharad Malik: Delay abstraction in combinational logic circuits. ASP-DAC 1995 |
| 1 | Sharad Malik | [1] [2] |