dblp.uni-trier.dewww.uni-trier.de

Zhenzhou Ji

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
17EEHongsong Chen, Zhenzhou Ji, Mingzeng Hu, Fu Zhongchuan, Jiang Ruixiang: Design and performance evaluation of a multi-agent-based dynamic lifetime security scheme for AODV routing protocol. J. Network and Computer Applications 30(1): 145-166 (2007)
2006
16EELei Deng, Wen Gao, Mingzeng Hu, Zhenzhou Ji: A High Efficient Architecture for Motion Estimation Based on AVC/AVS Coding Standard. Journal of Computer Research and Development 43(11): 1972-1979 (2006)
15EEKai-Feng Wang, Zhenzhou Ji, Ming-Zeng Hu: Simultaneous multithreading trace processors: Improving trace processors performance. Microprocessors and Microsystems 30(2): 102-116 (2006)
14EEKai-Feng Wang, Zhenzhou Ji, Ming-Zeng Hu: Boosting SMT trace processors performance with data cache misssensitive thread scheduling mechanism. Microprocessors and Microsystems 30(5): 225-233 (2006)
2005
13EEZhiqiang Ma, Zhenzhou Ji, Mingzeng Hu, Yi Ji: Energy Efficient United L2 Cache Design with Instruction/Data Filter Scheme. APPT 2005: 52-60
12EEXin Li, Zhenzhou Ji, Mingzeng Hu: Session Table Architecture for Defending SYN Flood Attack. ICICS 2005: 220-230
11EEXin Li, Zhenzhou Ji, Mingzeng Hu: A Fast and Scalable Conflict Detection Algorithm for Packet Classifiers. ISPA 2005: 298-307
10EEXin Li, Zhenzhou Ji, Ming-Zeng Hu: Stateful Inspection Firewall Session Table Processing. ITCC (2) 2005: 615-620
9EEZhi-Yan Cao, Zhenzhou Ji, Ming-Zeng Hu: An Image Sensor Node for Wireless Sensor Networks. ITCC (2) 2005: 739-745
8EEKai-Feng Wang, Zhenzhou Ji, Mingzeng Hu: Path-based next N trace prefetch in trace processors. Microprocessors and Microsystems 29(6): 273-288 (2005)
2004
7 Deng Lei, Wen Gao, Ming-Zeng Hu, Zhenzhou Ji: An Efficient VLSI Architecture for MC Interpolation in AVC Video Coding. ESA/VLSI 2004: 564-568
6EEDeng Lei, Wen Gao, Ming-Zeng Hu, Zhenzhou Ji: An Efficient VLSI Implementation of MC Interpolation for MPEG-4. IWSOC 2004: 149-152
5EELei Deng, Wen Gao, Ming-Zeng Hu, Zhenzhou Ji: An Efficient VLSI Implementation for MC Interpolation of AVS Standard. PCM (3) 2004: 200-206
4EELei Deng, Ming-Zeng Hu, Zhenzhou Ji: An Efficient VLSI Architecture of the Sample Interpolation for MPEG-4 Advanced Simple Profile. PCM (3) 2004: 639-646
2003
3EEZhiyang Cao, Zhenzhou Ji, Mingzeng Hu: A VLSI Architecture Design of 1-D DWT. APPT 2003: 104-108
2EEHongsong Chen, Zhenzhou Ji, Mingzeng Hu: Orthogonal Design Method for Optimal Cache Configuration. APPT 2003: 172-176
1EEKai-Feng Wang, Zhenzhou Ji, Mingzeng Hu: Simultaneous Multithreading Trace Processors. APPT 2003: 96-103

Coauthor Index

1Zhi-Yan Cao [9]
2Zhiyang Cao [3]
3Hongsong Chen [2] [17]
4Lei Deng [4] [5] [16]
5Wen Gao [5] [6] [7] [16]
6Mingzeng Hu (Ming-Zeng Hu) [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]
7Yi Ji [13]
8Deng Lei [6] [7]
9Xin Li [10] [11] [12]
10Zhiqiang Ma [13]
11Jiang Ruixiang [17]
12Kai-Feng Wang [1] [8] [14] [15]
13Fu Zhongchuan [17]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)