dblp.uni-trier.dewww.uni-trier.de

Ronald D. Hindmarsh

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1994
2EEMarkus Theißinger, Ronald D. Hindmarsh: Layout optimization of planar CMOS cells regarding width-to-height trade-off. EURO-DAC 1994: 48-53
1993
1 Ronald D. Hindmarsh: Complex Gate Performance Improvement by Jog Insertion into Transistor Gates. ICCD 1993: 543-546

Coauthor Index

1Markus Theißinger [2]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)