![]() | ![]() |
2003 | ||
---|---|---|
2 | EE | Bing Lu, Jiang Hu, Gary Ellis, Haihua Su: Process variation aware clock tree routing. ISPD 2003: 174-181 |
1997 | ||
1 | EE | Gary Ellis, Lawrence T. Pileggi, Rob A. Rutenbar: A hierarchical decomposition methodology for multistage clock circuits. ICCAD 1997: 266-273 |
1 | Jiang Hu | [2] |
2 | Bing Lu | [2] |
3 | Lawrence T. Pileggi (Larry T. Pileggi, Lawrence T. Pillage) | [1] |
4 | Rob A. Rutenbar | [1] |
5 | Haihua Su | [2] |