2009 | ||
---|---|---|
2 | EE | Vijay Khawshe, Kapil Vyas, Renu Rangnekar, Prateek Goyal, Vijay Krishna, Kashinath Prabhu, Pravin Kumar Venkatesan, Leneesh Raghavan, Rajkumar Palwai, M. Thrivikraman, Kunal Desai, Abhijit Abhyankar: A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link. VLSI Design 2009: 373-378 |
2007 | ||
1 | EE | Vijay Khawshe, Pravin V. Kumar, Renu Rangnekar, Kapil Vyas, Kashi Prabu, Mahabaleshwara, Manish Jain, Navin Mishra, Abhijit Abhyankar: A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL. VLSI Design 2007: 141-145 |
1 | Kunal Desai | [2] |
2 | Prateek Goyal | [2] |
3 | Manish Jain | [1] |
4 | Vijay Khawshe | [1] [2] |
5 | Vijay Krishna | [2] |
6 | Pravin V. Kumar | [1] |
7 | Mahabaleshwara | [1] |
8 | Navin Mishra | [1] |
9 | Rajkumar Palwai | [2] |
10 | Kashinath Prabhu | [2] |
11 | Kashi Prabu | [1] |
12 | Leneesh Raghavan | [2] |
13 | Renu Rangnekar | [1] [2] |
14 | M. Thrivikraman | [2] |
15 | Pravin Kumar Venkatesan | [2] |
16 | Kapil Vyas | [1] [2] |