2006 | ||
---|---|---|
1 | EE | Rong-Hou Wu, Yang-Han Lee, Shiann-Tsong Sheu, Hsien-Wei Tseng, Ming-Hsueh Chuang, Yung-Kuang Wang: Application of Hardware Architecture of Genetic Algorithm for Optimal Packet Scheduling. JCIS 2006 |
1 | Ming-Hsueh Chuang | [1] |
2 | Yang-Han Lee | [1] |
3 | Shiann-Tsong Sheu | [1] |
4 | Hsien-Wei Tseng | [1] |
5 | Rong-Hou Wu | [1] |