dblp.uni-trier.dewww.uni-trier.de

Jer-Min Tsai

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1995
1EEChen-Yi Lee, Jer-Min Tsai: A shift register architecture for high-speed data sorting. VLSI Signal Processing 11(3): 273-280 (1995)

Coauthor Index

1Chen-Yi Lee [1]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)