Nagendran Rangan

List of publications from the DBLP Bibliography Server - FAQ

Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2005

1 EE Nagendran Rangan, Karam S. Chatha: A Technique for Throughput and Register Optimization during Resource Constrained Pipelined Scheduling. VLSI Design 2005: 564-569

2005
1	EE	Nagendran Rangan, Karam S. Chatha: A Technique for Throughput and Register Optimization during Resource Constrained Pipelined Scheduling. VLSI Design 2005: 564-569

Coauthor Index

1 Karam S. Chatha [1]