dblp.uni-trier.dewww.uni-trier.de

Nithya Raghavan

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

1999
1EENithya Raghavan, Venkatesh Akella, Smita Bakshi: Automatic Insertion of Gated Clocks at Register Transfer Level. VLSI Design 1999: 48-54

Coauthor Index

1Venkatesh Akella [1]
2Smita Bakshi [1]

Copyright © Sun May 17 03:24:02 2009 by Michael Ley (ley@uni-trier.de)