![]() |
| 2008 | ||
|---|---|---|
| 3 | EE | Jong Kang Park, Hyun Suk Choi, Jong Tae Kim: A soft error analysis tool for high-speed digital designs. ICUIMC 2008: 263-265 |
| 2006 | ||
| 2 | EE | Jong Kang Park, Yong Ki Byun, Jong Tae Kim: Equivalent Electric Circuit Modeling of Differential Structures in PCB with Genetic Algorithm. KES (3) 2006: 907-913 |
| 2004 | ||
| 1 | Jong Kang Park, Jong Tae Kim, Myung Chul Shin: High Performance Single Chip Implementation for a Digital Protective Relay Using FPGA. ESA/VLSI 2004: 504-508 | |
| 1 | Yong Ki Byun | [2] |
| 2 | Hyun Suk Choi | [3] |
| 3 | Jong Tae Kim | [1] [2] [3] |
| 4 | Myung Chul Shin | [1] |