2003 | ||
---|---|---|
1 | EE | David Binkley, C. E. Hopper, Steve D. Tucker, Brian C. Moss, James M. Rochelle, Daniel Foty: A CAD methodology for optimizing transistor current and sizing in analog CMOS design. IEEE Trans. on CAD of Integrated Circuits and Systems 22(2): 225-237 (2003) |
1 | David Binkley | [1] |
2 | Daniel Foty | [1] |
3 | C. E. Hopper | [1] |
4 | James M. Rochelle | [1] |
5 | Steve D. Tucker | [1] |