![]() |
| 2006 | ||
|---|---|---|
| 3 | EE | Joycee Mekie, Supratik Chakraborty, Dinesh K. Sharma, Girish Venkataramani, P. S. Thiagarajan: Interface Design for Rationally Clocked GALS Systems. ASYNC 2006: 160-171 |
| 2 | EE | Supratik Chakraborty, Joycee Mekie, Dinesh K. Sharma: Reasoning about synchronization in GALS systems. Formal Methods in System Design 28(2): 153-169 (2006) |
| 2004 | ||
| 1 | EE | Joycee Mekie, Supratik Chakraborty, Dinesh K. Sharma: Evaluation of pausible clocking for interfacing high speed IP cores in GALS Framework. VLSI Design 2004: 559-564 |
| 1 | Supratik Chakraborty | [1] [2] [3] |
| 2 | Dinesh K. Sharma | [1] [2] [3] |
| 3 | P. S. Thiagarajan | [3] |
| 4 | Girish Venkataramani | [3] |